28.7 A 0.7V 12b 160MS/s 12.8fJ/conv-step pipelined
High-speed and high-resolution wireless ADCs are essential for leading-edge wireless SoCs, given the bandwidth and PAPR specifications, and digital calibration times of at least several tens of ms are required, resulting in lengthy start-up times and reduced SoC power efficiency. Wireless standards, e.g. 802.11ac Wave 2 and 802.11ax
Demande En Ligne